A novel multilevel inverter with reduced switch count

C. R. Balamurugan, K. Vijayalakshmi


This paper presents a multilevel inverter with reduced number of switches to produce a five level output. PWM technique (pulse width modulation) has been used to trigger the MLI switches. It gives reduced harmonic. This proposed topology is connected with R-load and RL-load. Four signals are generated for switching on the multilevel inverter (MLI) switches by comparing four level triangular waveform with sine wave. In this proposed topology two switches are reduced from the conventional Cascaded five level inverter. The simulation analysis has been done by MATLAB/SIMULINK.

Full Text:


DOI: http://doi.org/10.11591/ijaas.v8.i3.pp171-175


  • There are currently no refbacks.

International Journal of Advances in Applied Sciences (IJAAS)
p-ISSN 2252-8814, e-ISSN 2722-2594

Creative Commons License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Web Analytics View IJAAS Stats